Firmware and Electronics

FPGAs, Microcontrollers, Electronic Circuits, DSP, Filter designs, communication systems, hardware development related articles

Pages

Home
Articles on FPGA, ASIC
Blogs
Quiz
Tutorials

Wednesday, November 26, 2014

Surprising results of #microcontroller Trending

An interesting slideshow from Google Trends showing popular search area for some microcontrollers

Next

Top Regional Interest for STM32 microcontrollers are in following places

Top Regional Interest for AVR32 microcontrollers are in following places

Top Regional Interest for ARM7 microcontrollers are in following places

Top Regional Interest for ARM9 microcontrollers are in following places

Top Regional Interest for PIC16F microcontrollers are in following places

Top Regional Interest for ARM Cortex microcontrollers are in following places

Top Regional Interest for MSP430 microcontrollers are in following places

Top Regional Interest for PIC18F microcontrollers are in following places

Top Regional Interest for 8051 based microcontrollers are in following places

Top Regional Interest for 68HC11 microcontrollers are in following places

at 9:18 PM No comments:

Email This BlogThis!Share to X Share to Facebook Share to Pinterest

PIC16F887 quiz

All PIC microcontrollers use harvard architecture

(a) TRUE
(b) FALSE

Check

PIC18FXXX has following

(a) USB2.0
(b) USART
(c) I2C
(d) All of the above

Check

PIC16FXXX has following

(a) USART
(b) I2C
(c) SPI
(d) All of the above

Check

Branch instructions in PIC16F887 are single-cycle instructions

(a) TRUE
(b) FALSE

Check

Function of each port A pin can be changed using TRISA register in PIC16F887

(a) TRUE
(b) FALSE

Check

The data memory in PIC16F887 is partitioned into

(a) Three banks
(b) Four banks
(c) Five banks
(d) Six Banks

Check

All bits in STATUS register of PIC16F887 are R/W

(a) TRUE
(b) FALSE

Check

The OPTION_REG register in PIC16F887 contains various control bits to configure

(a) Timer0/WDT prescaler
(b) timer TMR0
(c) Both A and B
(d) None of the above

Check

Setting RSIE in PIE1 Register

(a) Enables the ADC register
(b) Disables the EUSART receive interrupt
(c) Enables the EUSART receive interrupt
(d) Enables the EUSART transmit interrupt

Check

POR bit in PCON register has reset to 0

(a) This bit will be set when WDT timer rolls over
(b) This bit need to be set using interrupt
(c) This bit must be set in software after a Power-on Reset Occurs
(d) This bit never resets

Check

BOR bit in PCON register is 0

(a) This means the brown-out reset has occured
(b) No brown-out reset has occured
(c) This means the Brown-out reset is disabled
(d) Brown-out reset is enabled

Check

The size of the program memory of PIC16F877 is

(a) 2K
(b) 4K
(c) 8K
(d) 32K

Check

The functions of port B pins is determined by

(a) Bits in TRISA register
(b) Bits in TRISB register
(c) Bits in Port D
(d) None-Port B is always read only

Check

Instruction ""CLRF CCP1CON"" does

(a) selects new prescalar mode
(b) new value is loaded to the control register
(c) control register is cleared
(d) None of the above

Check

To set CCP1 module in compare mode

(a) Pin RC2/CCP1 must be configured as output
(b) Timer TMR1 must be synchronized with internal clock
(c) Both A and B
(d) None of the above

Check

To transmit inverted data to the RC6/TX/CK pin in asynchronous mode

(a) set SCKP bit in BAUDCTL
(b) reset SCKP bit in BAUDCTL
(c) set ABDOVF bit in BAUDCTL
(d) set ABDEN bit in BAUDCTL

Check

To establish serial communication in I2C mode

(a) data to be send should be written to SSPBUF register
(b) value to set baud rate should be written to SSPADD register
(c) The RSEN bit of SSPCON2 should be set to enable receive
(d) All of the above

Check

To measure voltage on an input pin by ADC

(a) voltage reference should be configured in ADCON1 register
(b) ADC conversion clock selected in ADCON0 register
(c) Input channel selected in ADCON0 register
(d) All of the above

Check

System clock and frequency selection option is controlledd by

(a) ADCON1 register
(b) OSCCON register
(c) BAUDCTL register
(d) TRISB register

Check

Instruction "SWAPF f,d"

(a) swaps bytes in f
(b) swaps nibbles in f
(c) swaps nibbles in f
(d) Add and swap d to f

Finish

Please select an option

Answer

at 1:05 PM No comments:

Email This BlogThis!Share to X Share to Facebook Share to Pinterest

Tuesday, November 25, 2014

Microcontroller Quiz

Microcontroller has following component

(a)RAM
(b)Program Counter
(c)Special Function Register
(d)All of the above

Check

Function of SFRs are predefined by manufacturer

(a)TRUE
(b)FALSE

Check

Microcontroller resets whenever counter set by a watchdog timer (WDT) rolls over

(a)TRUE
(b)FALSE

Check

Address of each device in an I2C bus must be

(a)unique
(b)same
(c)both-depends on situation
(d)none

Check

I2C bus is multi-master bus

(a)TRUE
(b)FALSE

Check

Bus master in I2C bus is always microcontroller

(a)TRUE
(b)FALSE

Check

SPI refers to protocol used by UART chips

(a)TRUE
(b)FALSE

Check

Following is NOT the logic signal in a SPI bus

(a)SCLK
(b)MISO
(c)SS
(d)FIFO

Check

Number of master device supported in SPI is

(a)One
(b)Two
(c)Four
(d)All are masters

Check

Following is NOT one standard request which a host in USB communication can send

(a)CLEAR_FEATURE
(b)GET_STATUS
(c)GET_DESCRIPTOR
(d)CLEAR_DESCRIPTOR

Check

Zigbee standard is based on

(a)IEEE 802.15.4
(b)IEEE 802.12.1
(c)IEEE 802.13.4
(d)IEEE 802.15.7

Check

Maximum data rate in Zigbee standard is

(a)1Mbps
(b)56.6kbps
(c)120kbps
(d)250kpbs

Check

Following in Zigbee standard allows a receiving device to synchronize and lock onto the bit stream

(a)Synchronization Header
(b)PHY Header
(c)PHY service data unit
(d)None of the above

Check

Quantization level in an 8-bit ADC is

(a)8
(b)64
(c)256
(d)512

Check

Quantization introduces error in an ADC

(a)TRUE
(b)FALSE

Check

ADC in a microcontroller is always a flash ADC

(a)TRUE
(b)FALSE

Finish

Please select an option

Answer

at 7:50 PM 1 comment:

Email This BlogThis!Share to X Share to Facebook Share to Pinterest

Sunday, November 23, 2014

VxWorks Quiz

What is the VxWorks framework that detects memory corruption in user and kernel space?

(a)Eclipse
(b)Error detection and Reporting (EDR)
(c)VxSim
(d)Debugger

Check

VxSim is an instruction set simulator

(a)TRUE
(b)FALSE

Check

Which shell appears in the VxSim application at startup?

(a)Host shell
(b)Kernel Shell
(c)Remote Systems
(d)Task shell

Check

Which of the following is NOT a default VIP (VxWorks Image Project)?

(a)default_rom
(b)default_romCompressed
(c)default_romResident
(d)default_ramResident

Check

Which of the following interpreter is NOT available with the Host Shell?

(a)tcl
(b)cmd
(c)bash
(d)gdb

Check

What Tcl command is used to configure the shell?

(a)ti
(b)shCheck
(c)shConfig
(d)ticonfig

Check

System debugging mode is best suited to debug

(a)tasks
(b)ISRs
(c)pre-kernel execution
(d)all of the above

Check

How many TCBs are there per task?

(a)one
(b)five
(c)six
(d)not fixed

Check

What is always the state of a binary semaphore after a semTake()?

(a)EMPTY
(b)FULL
(c)MUTEX
(d)COUNTING

Check

What is the priority of a mutex semaphore?

(a)Mutexes do not have priorities
(b)100
(c)1
(d)depends on circumstance

Check

What can re-enable locked out interrupts?

(a)By masking interrupts
(b)use unlock key provided with manual
(c)Interrupts never lock out
(d)making kernel calls at task level

Check

What happens to unread bytes in a message during a msgQReceive()?

(a)Lost
(b)bytes are pushed to stack
(c)kernel makes a local copy of those bytes
(d)depends on circumstance

Check

One of the following is not a component of intertask communication:

(a)Data
(b)shConfig
(c)synchronization
(d)mutual exclusion

Check

VmContextShow() is used to

(a)display kernel mapping
(b)display memory contents of RTP
(c)display RTP context info
(d)display current data in stack

Check

Source code can be shared between RTPS and kernel routines

(a)TRUE
(b)FALSE

Check

An ISR can call semTake() if it needs ot do something fast

(a)TRUE
(b)FALSE

Check

Which of the following is not the error types in VxWorks?

(a)FATAL
(b)UNKNOWN
(c)WARNING
(d)INFO

Check

What parameter is used to set the persistent memory region size?

(a)PM_SET_MEM
(b)PM_RESERVED_SET
(c)PM_RESERVED_MEM
(d)PERSIST_SET

Check

tWvRBuffMgr

(a)manages buffer for RTP
(b)manages buffer for kernel
(c)manages buffer of System Viewer
(d)None of the above

Finish

Please select an option

Answer

at 9:04 PM No comments:

Email This BlogThis!Share to X Share to Facebook Share to Pinterest

Embedded Systems Quiz

Advantage of Inter-Process-Communication is

(a) Data corruption
(b) Deadlocks
(c) Information sharing
(d) increasing system complexity

Check

Threads in different processes can communicate via

(a) shared global variable
(b) shared private data
(c) static variable
(d) shared memory

Check

Microcontrollers often have

(a) CPUs
(b) RAM
(c) ROM
(d) all of the above

Check

The microcontroller is useful in systems that have nonvariable programs for dedicated applications.

(a) TRUE
(b) FALSE

Check

what is meant by maskable interrupts?

(a) An interrupt which can never be turned off
(b) An interrupt that can be turned off by the programmer
(c) An interrupt that is named diferently than in the datasheet
(d) Interrupt developed to access ROM

Check

Can ROM be used as stack?

(a) Yes
(b) Depends on circumstance
(c) No
(d) if memory is limited

Check

The advantage of memory-mapped I/O over port-mapped I/O is

(a) Speed
(b) Consumes less power
(c) reduced instruction set computing
(d) all of the above

Check

Which of the following is NOT a computer performance metric:

(a) MIPS
(b) FLOPS
(c) SPECmark
(d) RISC

Check

Branch prediction is used in the context of

(a) pipelining
(b) program loops
(c) cache memory
(d) ALU operation

Check

Delayed branching is used

(a) to introduce delays in program execution
(b) in pipelining
(c) in cache memory
(d) decoding instructions

Check

The program counter does

(a) stores the address of the instruction that is currently being executed
(b) stores the next instruction to be executed
(c) stores the address of the next instruction to be executed
(d) stores instruction that is being currently executed

Check

An ISR can not wait on a semaphore

(a) TRUE
(b) FALSE

Check

Which of the following is a method for obtaining mutual exclusion over a shared resource

(a) Disabling the scheduler
(b) Performing test-and-set operations
(c) Using semaphores
(d) All of the above

Check

What occurs when a multitasking kernel decides to run another task:

(a) Current task's content gets pushed to current task's stack
(b) Context Switching
(c) New task's content is restored and new task resumes
(d) All of the above

Check

VxWorks task scheduling mechanism is

(a) cooperative as well as preemptive
(b) cyclic only
(c) preemptive only
(d) preemptive as well as time slicing round robin

Check

µC/OS-II provides the IPC function

(a) accept
(b) connect
(c) delete
(d) insert

Check

µC/OS-II task scheduling mechanism is

(a) cooperative as well as preemptive
(b) cyclic only
(c) preemptive only
(d) preemptive as well as time slicing round robin

Check

VxWorks provides the IPC functions

(a) send
(b) connect
(c) insert
(d) flush

Check

The problem of priority inversion can be solved by

(a) priority inheritance protocol
(b) priority inversion protocol
(c) both of the above
(d) none of the above

Check

Interrupt latency is the time duration between the generation of interrupt and execution of its service.For RTOS interrupt latency should be

(a) minimal
(b) maximum
(c) zero
(d) dependent on the scheduling

Check

Time duration required for scheduling dispatcher to stop one process and start another is known as

(a) process latency
(b) dispatch latency
(c) execution latency
(d) interrupt latency

Check

A function which change the execution mode of the program from user mode to kernel mode is known as

(a) library function that do not call any system call
(b) system call
(c) threadsafe function
(d) reentrant function

Check

Is malloc() a system call?

(a) No but it uses system calls
(b) Yes
(c) Only if memory overlaps those from kernel
(d) none of the above

Check

How many wires are used in I2C Bus?

(a) Two
(b) Four
(c) One
(d) Three

Check

Data transfer in I2C bus is initiated by

(a) Slave
(b) Master
(c) Both
(d) External clock

Check

A frame in an OSI network model is the data unit of

(a) Data link layer
(b) Network layer
(c) Session Layer
(d) Transport Layer

Check

How many clock cycles does to take in RISC to execute one instruction?

(a) five
(b) two
(c) one
(d) depends

Check

How many wires are used in SPI bus?

(a) Four
(b) One
(c) Two
(d) Three

Check

How many wires are used in USB bus?

(a) Four
(b) Three
(c) Two
(d) One

Check

Token packet in USB contains address and control Information:

(a) Address of the target USB device
(b) Location of the client's memory buffer
(c) Read or Write transaction
(d) all of the above

Check

All USB transactions are groupped into timing intervals - frames to ensure that all devices residing on USB bus get their share of the bus bandwidth -

(a) TRUE
(b) FALSE

Finish

Please select an option

Answer

at 7:27 PM No comments:

Email This BlogThis!Share to X Share to Facebook Share to Pinterest

Newer Posts Older Posts Home

Subscribe to: Posts (Atom)

Search this website

Blog Archive

June (15)
November (8)
August (6)
June (1)

Simple theme. Theme images by fpm. Powered by Blogger.